CS1 · CPU 1 / CPU 2 / CPU 3 Systems architecture mind map
Use your browser’s Print command for A4 landscape, or choose A3 in its paper settings. The SVG remains sharp when enlarged. A text version follows the map.
Read the mind map as text
CPU 1
Purpose of the CPU: Execute instructions that process data
Stored programs: Instructions and data share main memory
Fetch stage: Retrieve the next instruction from memory
Decode stage: Interpret the instruction and identify the operation
CPU 2
Execute stage: Carry out the operation and continue the cycle
Arithmetic Logic Unit: Perform arithmetic and logical comparisons
Control unit: Coordinate instruction execution
Registers and cache: Small fast storage has different roles
CPU 3
Program counter and MAR: Both hold addresses with different purposes
MDR and accumulator: Hold transferred contents and working results
Connections
CPU 1 → CPU 2: Decoded instructions coordinate arithmetic and immediate working storage.
CPU 2 → CPU 3: Registers separately hold addresses, transferred contents and results.
